An efficient method of Packaging Silicon IP and then testing /synthesizing it for multiple configurations has been described. It has been shown how with the help of a packaging/regression environment ...

System architects working on system-on-chip (SoC) designs are hampered by the dearth of reliable ways to evaluate an architecture or verify hardware and software together. Fortunately, SystemC, an ...

We’ll let you decide: “Is it an IP test evolution or revolution?” Whatever the outcome, change is afoot on the way to develop test, supply test to others, reuse test, integrate test features, validate ...