Today, if you want to build a high-performance computing device, you can almost certainly find all the software you need in a free and open form. The same is not true for the processor chips that run ...
The semiconductor industry increasingly needs more flexible and scalable processor architectures, driving the growing adoption of RISC-V. Originally developed at the University of California, Berkeley ...
If you’re closely following the semiconductor space, you will be pleased to know that Synopsys, Inc. has made a significant announcement this week. With the introduction of the new RISC-V ARC-V ...
RISC-V is an open-source Instruction Set Architecture (ISA) that rapidly transforms the CPU design and development landscape. Unlike proprietary ISAs, RISC-V allows free access to architecture ...
With its blend of open-source freedoms with the benefits of standardization, the RISC-V (risk-five) Foundation is attracting widespread industry interest. Its core specifications are stable and on the ...
The RISC-V Summit North America, held on 22-23 October 2025 in Santa Clara, California, showcased the latest CPU cores featuring new vector processors, high-speed interfaces, and peripheral subsystems ...
Blueshift’s BlueFive RISC-V processor addresses Memory and Energy Walls BlueFive claims faster calculations, lower energy use via data optimization Validated design integrates memory controller, CPU ...
Commentary--Despite what has been written (and rewritten) about the potential obsolescence of platforms based on RISC processors, they keep on going and going. Indeed, RISC processors have never been ...
The Reduced Instruction Set Computer (RISC) is a microprocessor design principle that favors a smaller and simpler set of instructions that all take same amount of time to execute. RISC architecture ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback